SG-7050EBN (Crystal Oscillator SPXO)OUTPUT : LV-PECL LOW PHASE JITTER

Web Disti. Inventory

Please enter the product name or code(13-digi).

*When you push a search botton, you jump the external service site.

SG7050EBNSG7050EBN

RoHS Compliant pb free New
  • ・Low phase jitter
    :65fs typ.*1
  • ・Frequency range
    :100MHz to 175MHz
  • ・Supply voltage
    :2.5V Typ./ 3.3V Typ.
  • ・Function
    :Output Enable (OE)
  • ・External dimensions
    :7.0 × 5.0 × 1.5mm
  • ・Output
    :LV-PECL

DataSheetpdf(392KB)

Specifications

Item Symbol Specifications Condition/Remarks
Output frequency range f0 100MHz to 175MHz Please contact usabout available frequencies.
Supply voltage VCC C:3.3V ±0.165V D:2.5V ±0.125V
Storage temperature T_stg -55°C to +125°C Store as bare product after packing
Operating temperature T_use G:-40°C to +85°C
Frequency tolerance*2 f_tol J:±50 × 10-6 Max.
Current consumption ICC 75 mA Max. 55 mA Max. OE=VCC,L_ECL=50Ω
Disable current I_dis 15μA Max. OE=GND
Output load condition L_ECL 50Ω Terminated to VCC_2.0V
Output voltage VOH VCC-1.025V Min. DC characteristics
VOL VCC-1.62V Max.
Symmetry SYM 45% to 55% at outputs crossing point
Rise time / Fall time tr / tf 0.4ns Max. 0.5ns Max. at 20% to 80% output swing
High input voltage VIH 70% VCC Min. OE terminal
Low input voltage VIL 30% VCC Max.
Oscillation
Start-up time
t_str 3ms Max. Time at minimum supply voltage to be 0s

*1 Output frequency is 156.25MHz (at VCC=3.3V±0.165V)
*2 Includes initial tolerance, temperature change, VCC change and 10years aging

Phase Jitter

  Output frequency 100MHz 125MHz 156.25MHz 175MHz Supply voltage
Phase Jitter[fs]
(Offset Frequency 
12k~20MHz)
Typ. 125 95 85 82 VCC=2.5V±0.125V
Max. 165 160 125 125
Typ. 110 80 65 65 VCC=3.3V±0.165V
Max. 140 120 100 100

External dimensions

 

dimension(Unit: mm)

Note:
OE pin = "H" or “Open” : Specified frequency output.
OE pin = "L" : Output is disable.

Footprint (Recommended)

 

footprint(Unit: mm)

To maintain stable operation, provide a 0.01μF to 0.1uF by-pass capacitor at a location as near as possible to the power source terminal of the crystal product (between Vcc - GND).